

October 1987 Revised April 2002

CD4071BC • CD4081BC Quad 2-Input OR Buffered B Series Gate • Quad 2-Input AND Buffered B Series Gate

General Description

The CD4071BC and CD4081BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.

All inputs protected against static discharge with diodes to $\rm V_{DD}$ and $\rm V_{SS}.$

Features


- Low power TTL compatibility:
 Fan out of 2 driving 74L or 1 driving 74LS
- 5V-10V-15V parametric ratings
- Symmetrical output characteristics
- Maximum input leakage 1 µA at 15V over full temperature range


Ordering Code:

Order Number	Package Number	Package Description
CD4071BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4071BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4081BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4081BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices are also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams







CD4071BC • CD4081BC **Schematic Diagrams** CD4071B $^{1}\!/_{_{\!4}}$ of device shown $\mathsf{J}=\mathsf{A}+\mathsf{B}$ Logical "1" = HIGH Logical "0" = LOW *All inputs protected by standard CMOS protection circuit. CD4081B v_{DD} $^{1}\!/_{_{\!\!4}}$ of device shown $\mathsf{J}=\mathsf{A}\bullet\mathsf{B}$ Logical "1" = HIGH Logical "0" = LOW All inputs protected by standard CMOS protection circuit.

Absolute Maximum Ratings(Note 1)

(Note 2)

Voltage at Any Pin $$-0.5\mathrm{V}$$ to V_{DD} +0.5V

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

 V_{DD} Range $-0.5~V_{DC}$ to +18 V_{DC} Storage Temperature (T_S) -65° C to +150 $^{\circ}$ C

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions

Operating Range (V_{DD}) 3 V_{DC} to 15 V_{DC}

Operating Temperature Range (T_A)

CD4071BC, CD4081BC -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltages measured with respect to $V_{\mbox{SS}}$ unless otherwise specified

DC Electrical Characteristics (Note 2)

CD4071BC/CD4081BC

Symbol	Parameter	Conditions	-5	−55°C		+25°C			+125°C	
		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device	$V_{DD} = 5V$		0.25		0.004	0.25		7.5	
	Current	$V_{DD} = 10V$		0.5		0.005	0.5		15	μΑ
		$V_{DD} = 15V$		1.0		0.006	1.0		30	
V _{OL}	LOW Level	$V_{DD} = 5V$		0.05		0	0.05		0.05	
	Output Voltage	$V_{DD} = 10V \hspace{1cm} I_O < 1 \; \mu A$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V _{OH}	HIGH Level	$V_{DD} = 5V$	4.95		4.95	5		4.95		
	Output Voltage	$V_{DD} = 10V \hspace{1cm} I_O < 1 \; \mu A$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		
V _{IL}	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V$		1.5		2	1.5		1.5	
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V$		4.0		6	4.0		4.0	
V _{IH}	HIGH Level	$V_{DD} = 5V, V_{O} = 4.5V$	3.5		3.5	3		3.5		
	Input Voltage	$V_{DD} = 10V, V_{O} = 9.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V, V_{O} = 13.5V$	11.0		11.0	9		11.0		
l _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36		
	Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10 ⁻⁵	-0.1		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 ⁻⁵	0.1		1.0	μА

Note 3: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics (Note 4)

CD4071BC $T_A = 25^{\circ}C$, Input t_{r} ; $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω , Typical temperature coefficient is 0.3%/°C

Symbol	Parameter	Conditions	Тур	Max	Units
t _{PHL}	Propagation Delay Time,	$V_{DD} = 5V$	100	250	
	HIGH-to-LOW Level	$V_{DD} = 10V$	40	100	ns
		$V_{DD} = 15V$	30	70	
^t PLH	Propagation Delay Time,	$V_{DD} = 5V$	90	250	
	LOW-to-HIGH Level	$V_{DD} = 10V$	40	100	ns
		$V_{DD} = 15V$	30	70	
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$	90	200	
		$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	40	80	
C _{IN}	Average Input Capacitance	Any Input	5	7.5	pF
C _{PD}	Power Dissipation Capacity	Any Gate	18		pF

Note 4: AC Parameters are guaranteed by DC correlated testing.

AC Electrical Characteristics (Note 5)


CD4081BC T_A = 25°C, Input t_f ; t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω , Typical temperature coefficient is 0.3%/°C

Symbol	Parameter	Conditions	Тур	Max	Units
t _{PHL}	Propagation Delay Time,	$V_{DD} = 5V$	100	250	
	HIGH-to-LOW Level	$V_{DD} = 10V$	40	100	ns
		$V_{DD} = 15V$	30	70	
t _{PLH}	Propagation Delay Time,	$V_{DD} = 5V$	120	250	
	LOW-to-HIGH Level	$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	35	70	
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$	90	200	
		$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	40	80	
C _{IN}	Average Input Capacitance	Any Input	5	7.5	pF
C _{PD}	Power Dissipation Capacity	Any Gate	18		pF


Note 5: AC Parameters are guaranteed by DC correlated testing.

Typical Performance Characteristics


Typical Transfer Characteristics




Typical Transfer Characteristics





Typical Transfer Characteristics




Typical Transfer Characteristics










14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com